PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2000-148997

(43) Date of publication of application: 30.05.2000

(51)Int.CI.

G06T 1/20

G06T 5/00

HO4N 1/00

(21)Application number : **10-323315**

(71)Applicant: MINOLTA CO LTD

(22)Date of filing:

13.11.1998

(72)Inventor: NISHIGAKI JUNJI

ISHIKAWA JUNJI

SAWADA KENICHI

ISHIGURO KAZUHIRO


SUZUKI HIROYUKI

(54) IMAGE PROCESSOR

(57) Abstract:

PROBLEM TO BE SOLVED: To efficiently process image data by a circuit which divides one piece of image data into pieces and processes them by MPUs in parallel.

SOLUTION: The image data inputted through an input image bus is processed by MPUs 1 to 4 in parallel. The address of the image data is inputted from an address bus and address memories M1 to M4 provided to the respective MPUs 1 to 4 store the addresses of the image data processed by the respective MPUs. After the image data are processed, the image data are outputted through an output image bus and the addresses of the image data are outputted through the address bus.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of

rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

PAT-NO: JP02000148997A

DOCUMENT-IDENTIFIER: JP 2000148997 A

TITLE: IMAGE PROCESSOR

PUBN-DATE: May 30, 2000

INVENTOR-INFORMATION:

NAME COUNTRY
NISHIGAKI, JUNJI N/A
ISHIKAWA, JUNJI N/A
SAWADA, KENICHI N/A
ISHIGURO, KAZUHIRO N/A
SUZUKI, HIROYUKI N/A

ASSIGNEE-INFORMATION:

NAME COUNTRY

MINOLTA CO LTD N/A

APPL-NO: JP10323315

APPL-DATE: November 13, 1998

INT-CL (IPC): G06T001/20 , G06T005/00 , H04N001/00

ABSTRACT:

PROBLEM TO BE SOLVED: To efficiently process image data by a circuit which divides one piece of image data into pieces and processes them by MPUs in parallel.

SOLUTION: The image data inputted through an input image bus is processed by MPUs 1 to 4 in parallel. The address of the image data is inputted from an address bus and address memories M1 to M4 provided to the respective MPUs 1 to 4 store the addresses of the image data processed by the respective MPUs. After the image data are processed, the image data are outputted through an output image bus

1/5/05, EAST Version: 2.0.1.4

and the addresses of the image data are outputted through the address bus.

COPYRIGHT: (C)2000, JPO

1/5/05, EAST Version: 2.0.1.4